

**SUB: MPMC**

**TIME: 20Min**

**Hall Ticket No:**

--	--	--	--	--	--	--	--	--	--

**Date: 28-02-2018**

**Max Marks: 10M**

**Signature of Invigilator:**

**I - Choose the correct answer:**

- 1) What is the length of instruction Queue in 8086 \_\_\_\_\_ [     ]  
(A) 4 bytes                      (B) 6 bytes                      (C) 5 bytes                      (D) None
- 2) Memory capacity of 8086 microprocessor \_\_\_\_\_ [     ]  
(A) 512 KB                      (B) 2 MB                      (C) 64 KB                      (D) None
- 3) The index registers are used to hold \_\_\_\_\_ address [     ]  
(A) Offset                      (B) Segment                      (C) physical                      (D) None
- 4) \_\_\_\_\_ pin separates the multiplexed address and data lines in 8086 [     ]  
(A) BHE'                      (B) MN/MX'                      (C) ALE                      (D) None
- 5) \_\_\_\_\_ is a breakpoint interrupt in 8086 [     ]  
(A) Type 0                      (B) Type 3                      (C) Type 2                      (D) None
- 6) 8086 operates in \_\_\_\_\_ modes. [     ]  
(A) 1                      (B) 3                      (C) 2                      (D) All
- 7) \_\_\_\_\_ Flag is set when the carry forwarded from lower nibble to upper nibble(D3 to D4) [     ]  
(A) Carry                      (B) Auxiliary carry                      (C) Parity                      (D) None
- 8) What is the size of offset address in 8086 [     ]  
(A) 16-bit                      (B) 20-bit                      (C) 18-bit                      (D) None
- 9) What is the address bus size of 8086 [     ]  
(A) 16-bit                      (B) 20-bit                      (C) 8-bit                      (D) None
- 10) How many interrupts are there in 8086 \_\_\_\_\_ [     ]  
(A) 256                      (B) 00-FF h                      (C) Both A & B                      (D) None

**SUB:MPMC**

**TIME: 20Min**

**Hall Ticket No:**

--	--	--	--	--	--	--	--	--	--

**Date: 28-02-2018**

**Max Marks: 10M**

**Signature of Invigilator:**

**I - Choose the correct answer:**

- 1) What is the length of instruction Queue in 8086 \_\_\_\_\_ [     ]  
(A) 4 bytes                      (B) 6 bytes                      (C) 5 bytes                      (D) None
- 2) Memory capacity of 8086 microprocessor \_\_\_\_\_ [     ]  
(A) 512 KB                      (B) 2 MB                      (C) 64 KB                      (D) None
- 3) The index registers are used to hold \_\_\_\_\_ address [     ]  
(A) Offset                      (B) Segment                      (C) physical                      (D) None
- 4) \_\_\_\_\_ pin separates the multiplexed address and data lines in 8086 [     ]  
(A) BHE'                      (B) MN/MX'                      (C) ALE                      (D) None
- 5) \_\_\_\_\_ is a breakpoint interrupt in 8086 [     ]  
(A) Type 0                      (B) Type 3                      (C) Type 2                      (D) None
- 6) 8086 operates in \_\_\_\_\_ modes. [     ]  
(A) 1                      (B) 3                      (C) 2                      (D) All
- 7) \_\_\_\_\_ Flag is set when the carry forwarded from lower nibble to upper nibble(D3 to D4) [     ]  
(A) Carry                      (B) Auxiliary carry                      (C) Parity                      (D) None
- 8) What is the size of offset address in 8086 [     ]  
(A) 16-bit                      (B) 20-bit                      (C) 18-bit                      (D) None
- 9) What is the address bus size of 8086 [     ]  
(A) 16-bit                      (B) 20-bit                      (C) 8-bit                      (D) None
- 10) How many interrupts are there in 8086 \_\_\_\_\_ [     ]  
(A) 256                      (B) 00-FF h                      (C) Both A & B                      (D) None

- 11) The instruction, MOV AX, 0005H belongs to the address mode [      ]  
 (A) Direct                      (B) Indirect                      (C) Immediate                      (D) None
- 12) If the offset of the operand is stored in one of the index registers, then it is [      ]  
 (A) Indirect                      (B) Indexed                      (C) Immediate                      (D) None
- 13) In PUSH instruction, after each execution of the instruction, the stack pointer is [      ]  
 (A) Incremented by 1 (B) Decremented by 1 (C) Decremented by 2 (D) None
- 14) During comparison operation, the result of comparing or subtraction is stored [      ]  
 (A) Memory                      (B) Stack                      (C) Registers                      (D) No where
- 15) The ROR instruction rotates the contents of the destination operand to [      ]  
 (A) Left                      (B) Right                      (C) Right with Carry                      (D) None
- 16) The directive that marks the end of a logical segment is [      ]  
 (A) ENDS                      (B) ENDP                      (C) END                      (D) None
- 17) The instruction that is not possible among the following is [      ]  
 (A) MOV AX, BX (B) MOV AX, [BX] (C) MOV 55H, AL (D) None
- 18) The instruction that loads the AH register with the lower byte of the flag register is [      ]  
 (A) LAHF                      (B) SAHF                      (C) POPF                      (D) None
- 19) The instruction is used for finding out the codes in case of code conversion problems is [      ]  
 (A) XCHG                      (B) XLAT                      (C) JCXZ                      (D) None
- 20) The extension that is essential for every assembly level program is [      ]  
 (A) .ALP                      (B) .ASM                      (C) .ASP                      ASP                      (D) None

- 11) The instruction, MOV AX, 0005H belongs to the address mode [      ]  
 (A) Direct                      (B) Indirect                      (C) Immediate                      (D) None
- 12) If the offset of the operand is stored in one of the index registers, then it is [      ]  
 (A) Indirect                      (B) Indexed                      (C) Immediate                      (D) None
- 13) In PUSH instruction, after each execution of the instruction, the stack pointer is [      ]  
 (A) Incremented by 1 (B) Decremented by 1 (C) Decremented by 2 (D) None
- 14) During comparison operation, the result of comparing or subtraction is stored [      ]  
 (A) Memory                      (B) Stack                      (C) Registers                      (D) No where
- 15) The ROR instruction rotates the contents of the destination operand to [      ]  
 (A) Left                      (B) Right                      (C) Right with Carry                      (D) None
- 16) The directive that marks the end of a logical segment is [      ]  
 (A) ENDS                      (B) ENDP                      (C) END                      (D) None
- 17) The instruction that is not possible among the following is [      ]  
 (A) MOV AX, BX (B) MOV AX, [BX] (C) MOV 55H, AL (D) None
- 18) The instruction that loads the AH register with the lower byte of the flag register is [      ]  
 (A) LAHF                      (B) SAHF                      (C) POPF                      (D) None
- 19) The instruction is used for finding out the codes in case of code conversion problems is [      ]  
 (A) XCHG                      (B) XLAT                      (C) JCXZ                      (D) None
- 20) The extension that is essential for every assembly level program is [      ]  
 (A) .ALP                      (B) .ASM                      (C) .ASP                      (D) None

**SUB: MPMC**

**TIME: 20Min**

**Hall Ticket No:**

--	--	--	--	--	--	--	--	--	--

**Date: 28-02-2018**

**Max Marks: 10M**

**Signature of Invigilator:**

**I - Choose the correct answer:**

- 1) \_\_\_\_\_ pin separates the multiplexed address and data lines in 8086 [      ]  
(A) BHE' (B) MN/MX' (C) ALE (D) None
- 2) \_\_\_\_\_ is a breakpoint interrupt in 8086 [      ]  
(A) Type 0 (B) Type 3 (C) Type 2 (D) None
- 3) 8086 operates in \_\_\_\_\_ modes. [      ]  
(A) 1 (B) 3 (C) 2 (D) All
- 4) What is the address bus size of 8086 [      ]  
(A) 16-bit (B) 20-bit (C) 8-bit (D) None
- 5) How many interrupts are there in 8086 \_\_\_\_\_ [      ]  
(A) 256 (B) 00-FF h (C) Both A & B (D) None
- 6) Memory capacity of 8086 microprocessor [      ]  
(A) 512 KB (B) 2 MB (C) 64 KB (D) None
- 7) The index registers are used to hold \_\_\_\_\_ address [      ]  
(A) Offset (B) Segment (C) physical (D) None
- 8) \_\_\_\_\_ Flag is set when the carry forwarded from lower nibble to upper nibble(D3 to D4) [      ]  
(A) Carry (B) Auxiliary carry (C) Parity (D) None
- 9) What is the size of offset address in 8086 [      ]  
(A) 16-bit (B) 20-bit (C) 18-bit (D) None
- 10) What is the length of instruction Queue in 8086 \_\_\_\_\_ [      ]  
(A) 4 bytes (B) 6 bytes (C) 5 bytes (D) None

**SUB: MPMC**

**TIME: 20Min**

**Hall Ticket No:**

--	--	--	--	--	--	--	--	--	--

**Date: 28-02-2018**

**Max Marks: 10M**

**Signature of Invigilator:**

**I - Choose the correct answer:**

- 1) \_\_\_\_\_ pin separates the multiplexed address and data lines in 8086 [      ]  
(A) BHE' (B) MN/MX' (C) ALE (D) None
- 2) \_\_\_\_\_ is a breakpoint interrupt in 8086 [      ]  
(A) Type 0 (B) Type 3 (C) Type 2 (D) None
- 3) 8086 operates in \_\_\_\_\_ modes. [      ]  
(A) 1 (B) 3 (C) 2 (D) All
- 4) What is the address bus size of 8086 [      ]  
(A) 16-bit (B) 20-bit (C) 8-bit (D) None
- 5) How many interrupts are there in 8086 \_\_\_\_\_ [      ]  
(A) 256 (B) 00-FF h (C) Both A & B (D) None
- 6) Memory capacity of 8086 microprocessor [      ]  
(A) 512 KB (B) 2 MB (C) 64 KB (D) None
- 7) The index registers are used to hold \_\_\_\_\_ address [      ]  
(A) Offset (B) Segment (C) physical (D) None
- 8) \_\_\_\_\_ Flag is set when the carry forwarded from lower nibble to upper nibble(D3 to D4) [      ]  
(A) Carry (B) Auxiliary carry (C) Parity (D) None
- 9) What is the size of offset address in 8086 [      ]  
(A) 16-bit (B) 20-bit (C) 18-bit (D) None
- 10) What is the length of instruction Queue in 8086 \_\_\_\_\_ [      ]  
(A) 4 bytes (B) 6 bytes (C) 5 bytes (D) None

- 11) In PUSH instruction, after each execution of the instruction, the stack pointer is [      ]  
(A) Incremented by 1 (B) Decremented by 1 (C) Decremented by 2 (D) None
- 12) During comparison operation, the result of comparing or subtraction is stored [      ]  
(A) Memory (B) Stack (C) Registers (D) No where
- 13) The instruction that loads the AH register with the lower byte of the flag register is [      ]  
(A) LAHF (B) SAHF (C) POPF (D) None
- 14) The instruction is used for finding out the codes in case of code conversion problems is [      ]  
(A) XCHG (B) XLAT (C) JCXZ (D) None
- 15) The instruction, MOV AX, 0005H belongs to the address mode [      ]  
(A) Direct (B) Indirect (C) Immediate (D) None
- 16) If the offset of the operand is stored in one of the index registers, then it is [      ]  
(A) Indirect (B) Indexed (C) Immediate (D) None
- 17) The instruction that is not possible among the following is [      ]  
(A) MOV AX, BX (B) MOV AX, [BX] (C) MOV 55H, AL (D) None
- 18) The extension that is essential for every assembly level program is [      ]  
(A) .ALP (B) .ASM (C) .ASP (D) None
- 19) The directive that marks the end of a logical segment is [      ]  
(A) ENDS (B) ENDP (C) END (D) None
- 20) The ROR instruction rotates the contents of the destination operand to [      ]  
(A) Left (B) Right (C) Right with Carry (D) None

- 11) In PUSH instruction, after each execution of the instruction, the stack pointer is [      ]  
(A) Incremented by 1 (B) Decremented by 1 (C) Decremented by 2 (D) None
- 12) During comparison operation, the result of comparing or subtraction is stored [      ]  
(A) Memory (B) Stack (C) Registers (D) No where
- 13) The instruction that loads the AH register with the lower byte of the flag register is [      ]  
(A) LAHF (B) SAHF (C) POPF (D) None
- 14) The instruction is used for finding out the codes in case of code conversion problems is [      ]  
(A) XCHG (B) XLAT (C) JCXZ (D) None
- 15) The instruction, MOV AX, 0005H belongs to the address mode [      ]  
(A) Direct (B) Indirect (C) Immediate (D) None
- 16) If the offset of the operand is stored in one of the index registers, then it is [      ]  
(A) Indirect (B) Indexed (C) Immediate (D) None
- 17) The instruction that is not possible among the following is [      ]  
(A) MOV AX, BX (B) MOV AX, [BX] (C) MOV 55H, AL (D) None
- 18) The extension that is essential for every assembly level program is [      ]  
(A) .ALP (B) .ASM (C) .ASP (D) None
- 19) The directive that marks the end of a logical segment is [      ]  
(A) ENDS (B) ENDP (C) END (D) None
- 20) The ROR instruction rotates the contents of the destination operand to [      ]  
(A) Left (B) Right (C) Right with Carry (D) None

**SUB: MPMC**

**TIME: 20Min**

**Hall Ticket No:**

--	--	--	--	--	--	--	--	--	--

**Date: 28-02-2018**

**Max Marks: 10M**

**Signature of Invigilator:**

**I - Choose the correct answer:**

- 1) 8086 operates in \_\_\_\_\_ modes. [      ]  
(A) 1                      (B) 3                      (C) 2                      (D) All
- 2) What is the address bus size of 8086 [      ]  
(A) 16-bit                (B) 20-bit                (C) 8-bit                      (D) None
- 3) What is the size of offset address in 8086 [      ]  
(A) 16-bit                (B) 20-bit                (C) 18-bit                      (D) None
- 4) What is the length of instruction Queue in 8086 \_\_\_\_\_ [      ]  
(A) 4 bytes                (B) 6 bytes                (C) 5 bytes                      (D) None
- 5) How many interrupts are there in 8086 \_\_\_\_\_ [      ]  
(A) 256                      (B) 00-FF h                (C) Both A & B                (D) None
- 6) Memory capacity of 8086 microprocessor [      ]  
(A) 512 KB                (B) 2 MB                      (C) 64 KB                      (D) None
- 7) \_\_\_\_\_ pin separates the multiplexed address and data lines in 8086 [      ]  
(A) BHE'                      (B) MN/MX'                (C) ALE                      (D) None
- 8) \_\_\_\_\_ is a breakpoint interrupt in 8086 [      ]  
(A) Type 0                (B) Type 3                      (C) Type 2                      (D) None
- 9) The index registers are used to hold \_\_\_\_\_ address [      ]  
(A) Offset                      (B) Segment                (C) physical                      (D) None
- 10) \_\_\_\_\_ Flag is set when the carry forwarded from lower nibble to upper nibble(D3 to D4) [      ]  
(A) Carry                      (B) Auxiliary carry                (C) Parity                      (D) None

**SUB: MPMC**

**TIME: 20Min**

**Hall Ticket No:**

--	--	--	--	--	--	--	--	--	--

**Date: 28-02-2018**

**Max Marks: 10M**

**Signature of Invigilator:**

**I - Choose the correct answer:**

- 1) 8086 operates in \_\_\_\_\_ modes. [      ]  
(A) 1                      (B) 3                      (C) 2                      (D) All
- 2) What is the address bus size of 8086 [      ]  
(A) 16-bit                (B) 20-bit                (C) 8-bit                      (D) None
- 3) What is the size of offset address in 8086 [      ]  
(A) 16-bit                (B) 20-bit                (C) 18-bit                      (D) None
- 4) What is the length of instruction Queue in 8086 \_\_\_\_\_ [      ]  
(A) 4 bytes                (B) 6 bytes                (C) 5 bytes                      (D) None
- 5) How many interrupts are there in 8086 \_\_\_\_\_ [      ]  
(A) 256                      (B) 00-FF h                (C) Both A & B                (D) None
- 6) Memory capacity of 8086 microprocessor [      ]  
(A) 512 KB                (B) 2 MB                      (C) 64 KB                      (D) None
- 7) \_\_\_\_\_ pin separates the multiplexed address and data lines in 8086 [      ]  
(A) BHE'                      (B) MN/MX'                (C) ALE                      (D) None
- 8) \_\_\_\_\_ is a breakpoint interrupt in 8086 [      ]  
(A) Type 0                (B) Type 3                      (C) Type 2                      (D) None
- 9) The index registers are used to hold \_\_\_\_\_ address [      ]  
(A) Offset                      (B) Segment                (C) physical                      (D) None
- 10) \_\_\_\_\_ Flag is set when the carry forwarded from lower nibble to upper nibble (D3 to D4) [      ]  
(A) Carry                      (B) Auxiliary carry                (C) Parity                      (D) None

- 11) The instruction that loads the AH register with the lower byte of the flag register is [      ]  
(A) LAHF                      (B) SAHF                      (C) POPF                      (D) None
- 12) The instruction is used for finding out the codes in case of code conversion problems is [      ]  
(A) XCHG                      (B) XLAT                      (C) JCXZ                      (D) None
- 13) The directive that marks the end of a logical segment is [      ]  
(A) ENDS                      (B) ENDP                      (C) END                      (D) None
- 14) The ROR instruction rotates the contents of the destination operand to [      ]  
(A) Left                      (B) Right                      (C) Right with Carry                      (D) None
- 15) In PUSH instruction, after each execution of the instruction, the stack pointer is [      ]  
(A) Incremented by 1 (B) Decrement by 1 (C) Decrement by 2 (D) None
- 16) During comparison operation, the result of comparing or subtraction is stored [      ]  
(A) Memory                      (B) Stack                      (C) Registers                      (D) No where
- 17) The instruction that is not possible among the following is [      ]  
(A) MOV AX, BX (B) MOV AX, [BX] (C) MOV 55H, AL (D) None
- 18) The extension that is essential for every assembly level program is [      ]  
(A) .ALP                      (B) .ASM                      (C) .ASP                      (D) None
- 19) The instruction, MOV AX, 0005H belongs to the address mode [      ]  
(A) Direct                      (B) Indirect                      (C) Immediate                      (D) None
- 20) If the offset of the operand is stored in one of the index registers, then it is [      ]  
(A) Indirect                      (B) Indexed                      (C) Immediate                      (D) None

- 11) The instruction that loads the AH register with the lower byte of the flag register is [      ]  
(A) LAHF                      (B) SAHF                      (C) POPF                      (D) None
- 12) The instruction is used for finding out the codes in case of code conversion problems is [      ]  
(A) XCHG                      (B) XLAT                      (C) JCXZ                      (D) None
- 13) The directive that marks the end of a logical segment is [      ]  
(A) ENDS                      (B) ENDP                      (C) END                      (D) None
- 14) The ROR instruction rotates the contents of the destination operand to [      ]  
(A) Left                      (B) Right                      (C) Right with Carry                      (D) None
- 15) In PUSH instruction, after each execution of the instruction, the stack pointer is [      ]  
(A) Incremented by 1 (B) Decrement by 1 (C) Decrement by 2 (D) None
- 16) During comparison operation, the result of comparing or subtraction is stored [      ]  
(A) Memory                      (B) Stack                      (C) Registers                      (D) No where
- 17) The instruction that is not possible among the following is [      ]  
(A) MOV AX, BX (B) MOV AX, [BX] (C) MOV 55H, AL (D) None
- 18) The extension that is essential for every assembly level program is [      ]  
(A) .ALP                      (B) .ASM                      (C) .ASP                      (D) None
- 19) The instruction, MOV AX, 0005H belongs to the address mode [      ]  
(A) Direct                      (B) Indirect                      (C) Immediate                      (D) None
- 20) If the offset of the operand is stored in one of the index registers, then it is [      ]  
(A) Indirect                      (B) Indexed                      (C) Immediate                      (D) None

**SUB: MPMC**

**TIME: 20Min**

**Hall Ticket No:**

--	--	--	--	--	--	--	--	--	--

**Date: 28-02-2018**

**Max Marks: 10M**

**Signature of Invigilator:**

**I - Choose the correct answer:**

- 1) What is the length of instruction Queue in 8086 \_\_\_\_\_ [     ]  
(A) 4 bytes                      (B) 6 bytes                      (C) 5 bytes                      (D) None
- 2) How many interrupts are there in 8086 \_\_\_\_\_ [     ]  
(A) 256                      (B) 00-FF h                      (C) Both A & B                      (D) None
- 3) \_\_\_\_\_ is a breakpoint interrupt in 8086 [     ]  
(A) Type 0                      (B) Type 3                      (C) Type 2                      (D) None
- 4) The index registers are used to hold \_\_\_\_\_ address [     ]  
(A) Offset                      (B) Segment                      (C) physical                      (D) None
- 5) \_\_\_\_\_ pin separates the multiplexed address and data lines in 8086 [     ]  
(A) BHE'                      (B) MN/MX'                      (C) ALE                      (D) None
- 6) \_\_\_\_\_ Flag is set when the carry forwarded from lower nibble to upper nibble (D3 to D4) [     ]  
(A) Carry                      (B) Auxiliary carry                      (C) Parity                      (D) None
- 7) 8086 operates in \_\_\_\_\_ modes. [     ]  
(A) 1                      (B) 3                      (C) 2                      (D) All
- 8) What is the address bus size of 8086 [     ]  
(A) 16-bit                      (B) 20-bit                      (C) 8-bit                      (D) None
- 9) Memory capacity of 8086 microprocessor [     ]  
(A) 512 KB                      (B) 2 MB                      (C) 64 KB                      (D) None
- 10) What is the size of offset address in 8086 [     ]  
(A) 16-bit                      (B) 20-bit                      (C) 18-bit                      (D) None

**SUB: MPMC**

**TIME: 20Min**

**Hall Ticket No:**

--	--	--	--	--	--	--	--	--	--

**Date: 28-02-2018**

**Max Marks: 10M**

**Signature of Invigilator:**

**I - Choose the correct answer:**

- 1) What is the length of instruction Queue in 8086 \_\_\_\_\_ [     ]  
(A) 4 bytes                      (B) 6 bytes                      (C) 5 bytes                      (D) None
- 2) How many interrupts are there in 8086 \_\_\_\_\_ [     ]  
(A) 256                      (B) 00-FF h                      (C) Both A & B                      (D) None
- 3) \_\_\_\_\_ is a breakpoint interrupt in 8086 [     ]  
(A) Type 0                      (B) Type 3                      (C) Type 2                      (D) None
- 4) The index registers are used to hold \_\_\_\_\_ address [     ]  
(A) Offset                      (B) Segment                      (C) physical                      (D) None
- 5) \_\_\_\_\_ pin separates the multiplexed address and data lines in 8086 [     ]  
(A) BHE'                      (B) MN/MX'                      (C) ALE                      (D) None
- 6) \_\_\_\_\_ Flag is set when the carry forwarded from lower nibble to upper nibble (D3 to D4) [     ]  
(A) Carry                      (B) Auxiliary carry                      (C) Parity                      (D) None
- 7) 8086 operates in \_\_\_\_\_ modes. [     ]  
(A) 1                      (B) 3                      (C) 2                      (D) All
- 8) What is the address bus size of 8086 [     ]  
(A) 16-bit                      (B) 20-bit                      (C) 8-bit                      (D) None
- 9) Memory capacity of 8086 microprocessor [     ]  
(A) 512 KB                      (B) 2 MB                      (C) 64 KB                      (D) None
- 10) What is the size of offset address in 8086 [     ]  
(A) 16-bit                      (B) 20-bit                      (C) 18-bit                      (D) None

- 11) The instruction that is not possible among the following is [      ]  
(A) MOV AX, BX    (B) MOV AX, [BX]    (C) MOV 55H, AL    (D) None
- 12) The extension that is essential for every assembly level program is [      ]  
(A) .ALP            (B) .ASM            (C) .ASP            (D) None
- 13) The directive that marks the end of a logical segment is [      ]  
(A) ENDS            (B) ENDP            (C) END            (D) None
- 14) The ROR instruction rotates the contents of the destination operand to [      ]  
(A) Left            (B) Right            (C) Right with Carry    (D) None
- 15) The instruction, MOV AX, 0005H belongs to the address mode [      ]  
(A) Direct            (B) Indirect            (C) Immediate            (D) None
- 16) If the offset of the operand is stored in one of the index registers, then it is [      ]  
(A) Indirect            (B) Indexed            (C) Immediate            (D) None
- 17) The instruction that loads the AH register with the lower byte of the flag register is [      ]  
(A) LAHF            (B) SAHF            (C) POPF            (D) None
- 18) The instruction is used for finding out the codes in case of code conversion problems is [      ]  
(A) XCHG            (B) XLAT            (C) JCXZ            (D) None
- 19) In PUSH instruction, after each execution of the instruction, the stack pointer is [      ]  
(A) Incremented by 1 (B) Decremented by 1 (C) Decremented by 2 (D) None
- 20) During comparison operation, the result of comparing or subtraction is stored [      ]  
(A) Memory            (B) Stack            (C) Registers            (D) No where

- 11) The instruction that is not possible among the following is [      ]  
(A) MOV AX, BX    (B) MOV AX, [BX]    (C) MOV 55H, AL    (D) None
- 12) The extension that is essential for every assembly level program is [      ]  
(A) .ALP            (B) .ASM            (C) .ASP            (D) None
- 13) The directive that marks the end of a logical segment is [      ]  
(A) ENDS            (B) ENDP            (C) END            (D) None
- 14) The ROR instruction rotates the contents of the destination operand to [      ]  
(A) Left            (B) Right            (C) Right with Carry    (D) None
- 15) The instruction, MOV AX, 0005H belongs to the address mode [      ]  
(A) Direct            (B) Indirect            (C) Immediate            (D) None
- 16) If the offset of the operand is stored in one of the index registers, then it is [      ]  
(A) Indirect            (B) Indexed            (C) Immediate            (D) None
- 17) The instruction that loads the AH register with the lower byte of the flag register is [      ]  
(A) LAHF            (B) SAHF            (C) POPF            (D) None
- 18) The instruction is used for finding out the codes in case of code conversion problems is [      ]  
(A) XCHG            (B) XLAT            (C) JCXZ            (D) None
- 19) In PUSH instruction, after each execution of the instruction, the stack pointer is [      ]  
(A) Incremented by 1 (B) Decremented by 1 (C) Decremented by 2 (D) None
- 20) During comparison operation, the result of comparing or subtraction is stored [      ]  
(A) Memory            (B) Stack            (C) Registers            (D) No where