

Sub: VLSI Design

Date : 6-03-18

Time: 20 min

Max.Marks:10

Roll No:

Invigilator signature:

1. Length of the channel should be at least $4d$. [T/F]
2. The other name for resistive region is saturation region [T/F]
3. The ratio of g_m/c_g gives trans conductance [T/F]
4. When red color crosses green N-MOSFET is formed [T/F]
5. Rise time is slower than fall time by a factor of 2.5. [T/F]
6. As die size shrinks ,the complexity of photo masks gets _____
7. Contact used to connect gate and source in D-MOSFET is _____
8. The source of pMOS in CMOS inverter is connected to _____
9. To distinguish pMOS & nMOS transistors _____ line is used in CMOS logic.
10. Equation for Drain current in saturation region, $I_{ds} =$ _____
11. Implant [] a. Black
12. Metal -2 [] b. Yellow
13. Diffusion (p active) [] c. Red
14. Polysilicon -1 [] d. Green
15. Contact cut [] e. Purple
16. Problem that arises in CMOS circuits []
a. latch up b.body effect c.CLM d.feed back
17. The condition $V_{gs} > V_t$, $V_{ds} < V_{gs} - V_t$ represents the region []
a. saturation b. active c. cutoff d. linear region
18. Total inverter delay for a pair of nMOS inverters is []
a. 2τ b. 3τ c. 4τ d. 5τ
19. Sheet resistance of n-channel transistor []
a. $2 \times 10^4 \Omega$ b. $2.5 \times 10^4 \Omega$ c. $3 \times 10^4 \Omega$ d. $10^4 \Omega$
20. The product of electron mobility with electric field gives []
a. Current b. Voltage c. Velocity d. Time

Sub: VLSI Design

Date : 6-03-18

Time: 20 min

Max.Marks:10

Roll No:

Invigilator signature:

1. Length of the channel should be at least $4d$. [T/F]
2. The other name for resistive region is saturation region [T/F]
3. The ratio of g_m/c_g gives trans conductance [T/F]
4. When red color crosses green N-MOSFET is formed [T/F]
5. Rise time is slower than fall time by a factor of 2.5. [T/F]
6. As die size shrinks ,the complexity of photo masks gets _____
7. Contact used to connect gate and source in D-MOSFET is _____
8. The source of pMOS in CMOS inverter is connected to _____
9. To distinguish pMOS & nMOS transistors _____ line is used in CMOS logic.
10. Equation for Drain current in saturation region, $I_{ds} =$ _____
11. Implant [] a. Black
12. Metal -2 [] b. Yellow
13. Diffusion (p active) [] c. Red
14. Polysilicon -1 [] d. Green
15. Contact cut [] e. Purple
16. Problem that arises in CMOS circuits []
a. latch up b.body effect c.CLM d.feed back
17. The condition $V_{gs} > V_t$, $V_{ds} < V_{gs} - V_t$ represents the region []
a. saturation b. active c. cutoff d. linear region
18. Total inverter delay for a pair of nMOS inverters is []
a. 2τ b. 3τ c. 4τ d. 5τ
19. Sheet resistance of n-channel transistor []
a. $2 \times 10^4 \Omega$ b. $2.5 \times 10^4 \Omega$ c. $3 \times 10^4 \Omega$ d. $10^4 \Omega$
20. The product of electron mobility with electric field gives []
a. Current b. Voltage c. Velocity d. Time

Sub: VLSI Design

Date : 6-03-18

Time: 20 min

Max.Marks:10

Roll No:

Invigilator signature:

1. Length of the channel should be at least 4λ . [T/F]
2. The other name for resistive region is saturation region [T/F]
3. The ratio of g_m/c_g gives trans conductance [T/F]
4. When red color crosses green N-MOSFET is formed [T/F]
5. Rise time is slower than fall time by a factor of 2.5. [T/F]
6. Problem that arises in CMOS circuits []
a. latch up b.body effect c.CLM d.feed back
2. The condition $V_{gs} > V_t$, $V_{ds} < V_{gs} - V_t$ represents the region []
a. saturation b. active c. cutoff d. linear region
3. Total inverter delay for a pair of nMOS inverters is []
a. 2τ b. 3τ c. 4τ d. 5τ
4. Sheet resistance of n-channel transistor []
a. $2 \times 10^4 \Omega$ b. $2.5 \times 10^4 \Omega$ c. $3 \times 10^4 \Omega$ d. $10^4 \Omega$
5. The product of electron mobility with electric field gives []
a. Current b. Voltage c. Velocity d. Time
6. Implant [] a. Black
7. Metal -2 [] b. Yellow
8. Diffusion (p active) [] c. Red
9. Polysilicon -1 [] d. Green
10. Contact cut [] e. Purple
11. As die size shrinks ,the complexity of photo masks gets _____
12. Contact used to connect gate and source in D-MOSFET is _____
13. The source of pMOS in CMOS inverter is connected to _____
14. To distinguish pMOS & nMOS transistors _____ line is used in CMOS logic.
15. Equation for Drain current in saturation region, $I_{ds} =$ _____

Sub: VLSI Design

Date : 6-03-18

Time: 20 min

Max.Marks:10

Roll No:

Invigilator signature:

1. Problem that arises in CMOS circuits []
a. latch up b.body effect c.CLM d.feed back
2. The condition $V_{gs} > V_t$, $V_{ds} < V_{gs} - V_t$ represents the region []
a. saturation b. active c. cutoff d. linear region
3. Total inverter delay for a pair of nMOS inverters is []
a. 2τ b. 3τ c. 4τ d. 5τ
4. Sheet resistance of n-channel transistor []
a. $2 \times 10^4 \Omega$ b. $2.5 \times 10^4 \Omega$ c. $3 \times 10^4 \Omega$ d. $10^4 \Omega$
5. The product of electron mobility with electric field gives []
a. Current b. Voltage c. Velocity d. Time
6. Implant [] a. Black
7. Metal -2 [] b. Yellow
8. Diffusion (p active) [] c. Red
9. Polysilicon -1 [] d. Green
10. Contact cut [] e. Purple
11. As die size shrinks ,the complexity of photo masks gets _____
12. Contact used to connect gate and source in D-MOSFET is _____
13. The source of pMOS in CMOS inverter is connected to _____
14. To distinguish pMOS & nMOS transistors _____ line is used in CMOS logic.
15. Equation for Drain current in saturation region, $I_{ds} =$ _____
16. Length of the channel should be at least 4λ . [T/F]
17. The other name for resistive region is saturation region [T/F]
18. The ratio of g_m/c_g gives trans conductance [T/F]
19. When red color crosses green N-MOSFET is formed [T/F]
20. Rise time is slower than fall time by a factor of 2.5. [T/F]

Sub: VLSI Design

Date : 6-03-18

Time: 20 min

Max.Marks:10

Roll No:

Invigilator signature:

1. Implant [] a. Black
2. Metal -2 [] b. Yellow
3. Diffusion (p active) [] c. Red
4. Polysilicon -1 [] d. Green
5. Contact cut [] e. Purple
6. Length of the channel should be at least 4d. [T/F]
7. The other name for resistive region is saturation region [T/F]
8. The ratio of g_m/c_g gives trans conductance [T/F]
9. When red color crosses green N-MOSFET is formed [T/F]
10. Rise time is slower than fall time by a factor of [T/F]
11. Problem that arises in CMOS circuits []
a. latch up b. body effect c. CLM d. feed back
12. The condition $V_{gs} > V_t$, $V_{ds} < V_{gs} - V_t$ represents the region []
a. saturation b. active c. cutoff d. linear region
13. Total inverter delay for a pair of nMOS inverters is []
a. 2τ b. 3τ c. 4τ d. 5τ
14. Sheet resistance of n-channel transistor []
a. $2 \times 10^4 \Omega$ b. $2.5 \times 10^4 \Omega$ c. $3 \times 10^4 \Omega$ d. $10^4 \Omega$
15. The product of electron mobility with electric field gives []
a. Current b. Voltage c. Velocity d. Time
16. As die size shrinks ,the complexity of photo masks gets _____
17. Contact used to connect gate and source in D-MOSFET is _____
18. The source of pMOS in CMOS inverter is connected to _____
19. To distinguish pMOS & nMOS transistors _____ line is used in CMOS logic.
20. Equation for Drain current in saturation region, $I_{ds} =$ _____

Sub: VLSI Design

Date : 6-03-18

Time: 20 min

Max.Marks:10

Roll No:

Invigilator signature:

1. Implant [] a. Black
2. Metal -2 [] b. Yellow
3. Diffusion (p active) [] c. Red
4. Polysilicon -1 [] d. Green
5. Contact cut [] e. Purple
6. Length of the channel should be at least 4d. [T/F]
7. The other name for resistive region is saturation region [T/F]
8. The ratio of g_m/c_g gives trans conductance [T/F]
9. When red color crosses green N-MOSFET is formed [T/F]
10. Rise time is slower than fall time by a factor of [T/F]
11. Problem that arises in CMOS circuits []
a. latch up b. body effect c. CLM d. feed back
12. The condition $V_{gs} > V_t$, $V_{ds} < V_{gs} - V_t$ represents the region []
a. saturation b. active c. cutoff d. linear region
13. Total inverter delay for a pair of nMOS inverters is []
a. 2τ b. 3τ c. 4τ d. 5τ
14. Sheet resistance of n-channel transistor []
a. $2 \times 10^4 \Omega$ b. $2.5 \times 10^4 \Omega$ c. $3 \times 10^4 \Omega$ d. $10^4 \Omega$
15. The product of electron mobility with electric field gives []
a. Current b. Voltage c. Velocity d. Time
16. As die size shrinks ,the complexity of photo masks gets _____
17. Contact used to connect gate and source in D-MOSFET is _____
18. The source of pMOS in CMOS inverter is connected to _____
19. To distinguish pMOS & nMOS transistors _____ line is used in CMOS logic.
20. Equation for Drain current in saturation region, $I_{ds} =$ _____

Sub: VLSI Design

Date : 6-03-18

Time: 20 min

Max.Marks:10

Roll No:

Invigilator signature:

1. As die size shrinks ,the complexity of photo masks gets _____
2. Contact used to connect gate and source in D-MOSFET is _____
3. The source of pMOS in CMOS inverter is connected to _____
4. To distinguish pMOS & nMOS transistors _____ line is used in CMOS logic.
5. Equation for Drain current in saturation region, $I_{ds} =$ _____
6. Length of the channel should be at least $4d$. [T/F]
7. The other name for resistive region is saturation region [T/F]
8. The ratio of g_m/c_g gives trans conductance [T/F]
9. When red color crosses green N-MOSFET is formed [T/F]
10. Rise time is slower than fall time by a factor of 2.5. [T/F]
11. Implant [] a. Black
12. Metal -2 [] b. Yellow
13. Diffusion (p active) [] c. Red
14. Polysilicon -1 [] d. Green
15. Contact cut [] e. Purple
16. Problem that arises in CMOS circuits []
a. latch up b.body effect c.CLM d.feed back
17. The condition $V_{gs} > V_t$, $V_{ds} < V_{gs} - V_t$ represents the region []
a. saturation b. active c. cutoff d. linear region
18. Total inverter delay for a pair of nMOS inverters is []
a. 2τ b. 3τ c. 4τ d. 5τ
19. Sheet resistance of n-channel transistor []
a. $2 \times 10^4 \Omega$ b. $2.5 \times 10^4 \Omega$ c. $3 \times 10^4 \Omega$ d. $10^4 \Omega$
20. The product of electron mobility with electric field gives []
a. Current b. Voltage c. Velocity d. Time

Sub: VLSI Design

Date : 6-03-18

Time: 20 min

Max.Marks:10

Roll No:

Invigilator signature:

1. As die size shrinks ,the complexity of photo masks gets _____
2. Contact used to connect gate and source in D-MOSFET is _____
3. The source of pMOS in CMOS inverter is connected to _____
4. To distinguish pMOS & nMOS transistors _____ line is used in CMOS logic.
5. Equation for Drain current in saturation region, $I_{ds} =$ _____
6. Length of the channel should be at least $4d$. [T/F]
7. The other name for resistive region is saturation region [T/F]
8. The ratio of g_m/c_g gives trans conductance [T/F]
9. When red color crosses green N-MOSFET is formed [T/F]
10. Rise time is slower than fall time by a factor of 2.5. [T/F]
11. Implant [] a. Black
12. Metal -2 [] b. Yellow
13. Diffusion (p active) [] c. Red
14. Polysilicon -1 [] d. Green
15. Contact cut [] e. Purple
16. Problem that arises in CMOS circuits []
a. latch up b.body effect c.CLM d.feed back
17. The condition $V_{gs} > V_t$, $V_{ds} < V_{gs} - V_t$ represents the region []
a. saturation b. active c. cutoff d. linear region
18. Total inverter delay for a pair of nMOS inverters is []
a. 2τ b. 3τ c. 4τ d. 5τ
19. Sheet resistance of n-channel transistor []
a. $2 \times 10^4 \Omega$ b. $2.5 \times 10^4 \Omega$ c. $3 \times 10^4 \Omega$ d. $10^4 \Omega$
20. The product of electron mobility with electric field gives []
a. Current b. Voltage c. Velocity d. Time

