

Sub: CO
Time: 20 minutes
Roll NO:

Date: 02-03-19
Max.Marks:10
Signature of Invigilator:

Answer all the bits, each bit carries 1/2 mark.

1. Which processor register store currently being executing instruction _____ []
a)instruction register b)program counter c)MDR d)MAR
2. In addition operation overflow is detected by using _____ []
a) AND b)OR c)XOR d)NOT
- 3.The access time of memory is more in _____ []
a)cache memory b)main memory c)secondary memory d)all
4. Auto decrement mode is represented as _____ []
a)(R_i)+ b) (R_i- c)-(R_i) d) +(R_i)
5. stack pointer is used to indicate _____ []
a) bottom instruction b) top instruction c)both d)address of instruction
6. In the case of subroutine nesting stack is used for _____ []
a)calling program b)subroutine c)return address d)all
7. The average time required to reach a storage location in memory and obtain its contents is called__ []
A. Latency time. B. Access time. C. Turnaround time. D. Response time.
8. In computers, negative numbers are represented in _____ []
a) 1's complement b).2's complement c) signed magnitude d). BCD
9. Which of the following stores the next instruction address? []
a) Program counter b) Instruction Register c) Memory d) ROM
- 10) Effective address for immediate addressing mode _____ []
a) operand b) Processor register contents c) offset and register contents d)none

Sub: CO
Time: 20 minutes
Roll NO:

Date: 02-03-19
Max.Marks:10
Signature of Invigilator:

Answer all the bits, each bit carries 1/2 mark.

1. Which processor register store currently being executing instruction _____ []
a)instruction register b)program counter c)MDR d)MAR
2. In addition operation overflow is detected by using _____ []
a) AND b)OR c)XOR d)NOT
- 3.The access time of memory is more in _____ []
a)cache memory b)main memory c)secondary memory d)all
4. Auto decrement mode is represented as _____ []
a)(R_i)+ b) (R_i- c)-(R_i) d) +(R_i)
5. stack pointer is used to indicate _____ []
a) bottom instruction b) top instruction c)both d)address of instruction
6. In the case of subroutine nesting stack is used for _____ []
a)calling program b)subroutine c)return address d)all
7. The average time required to reach a storage location in memory and obtain its contents is called__ []
A. Latency time. B. Access time. C. Turnaround time. D. Response time.
8. In computers, negative numbers are represented in _____ []
a) 1's complement b).2's complement c) signed magnitude d). BCD
9. Which of the following stores the next instruction address? []
a) Program counter b) Instruction Register c) Memory d) ROM
- 10) Effective address for immediate addressing mode _____ []
a) operand b) Processor register contents c) offset and register contents d)none

11. Given Binary number is 1101 after shifting by arithmetic shift right 2 times we get_ []
 a) 1111 b) 0010 c) 1011 d) 0100
12. In _____ Individual bits represent various control signals []
 a) Program counter b) Instruction code c) Micro-instruction d) Accumulator
13. Multiple bus structure handles _____ in a computer []
 a) data transfer b) multi data transfer c) memory d) none of these
14. Branch instruction loads new address in to _____ []
 a) MAR b) PC c) IR d) MDR
15. If the operand is specified in memory location is called _____ addressing mode_ []
 a) direct b) indirect c) register d) immediate
16. Memory address register is used to store address of the next instruction (TRUE/FALSE)
17. Push operation is used for adding an instruction (TRUE/FALSE)
18. MDRinE is used for to transfer data memory to processor bus (TRUE /FALSE)
19. Define micro routine _____
20. If WMFC =1 _____

11. Given Binary number is 1101 after shifting by arithmetic shift right 2 times we get_ []
 a) 1111 b) 0010 c) 1011 d) 0100
12. In _____ Individual bits represent various control signals []
 a) Program counter b) Instruction code c) Micro-instruction d) Accumulator
13. Multiple bus structure handles _____ in a computer []
 a) data transfer b) multi data transfer c) memory d) none of these
14. Branch instruction loads new address in to _____ []
 a) MAR b) PC c) IR d) MDR
15. If the operand is specified in memory location is called _____ addressing mode_ []
 a) direct b) indirect c) register d) immediate
16. Memory address register is used to store address of the next instruction (TRUE/FALSE)
17. Push operation is used for adding an instruction (TRUE/FALSE)
18. MDRinE is used for to transfer data memory to processor bus (TRUE /FALSE)
19. Define micro routine _____
20. If WMFC =1 _____

Sub: CO**Time: 20 minutes****Roll NO:****Date: 02-03-19****Max.Marks:10****Signature of Invigilator:****Answer all the bits, each bit carries 1/2 mark.**

1. In the case of subroutine nesting stack is used for _____ []
a)calling program b)subroutine c)return address d)all
2. The average time required to reach a storage location in memory and obtain its contents is called__ []
A. Latency time. B. Access time. C. Turnaround time. D. Response time.
3. In computers, negative numbers are represented in _____ []
a) 1's complement b).2's complement c) signed magnitude d). BCD
4. Which of the following stores the next instruction address? []
a) Program counter b) Instruction Register c) Memory d) ROM
5. Effective address for immediate addressing mode_____ []
a) operand b) Processor register contents c) offset and register contents d)none
6. Which processor register store currently being executing instruction _____ []
a)instruction register b)program counter c)MDR d)MAR
7. In addition operation overflow is detected by using _____ []
a) AND b)OR c)XOR d)NOT
- 8.The access time of memory is more in_____ []
a)cache memory b)main memory c)secondary memory d)all
9. Auto decrement mode is represented as _____ []
a)(R_i)+ b) (R_i)- c)-(R_i) d) +(R_i)
10. stack pointer is used to indicate _____ []
a) bottom instruction b) top instruction c)both d)address of instruction

Sub: CO**Time: 20 minutes****Roll NO:****Date: 02-03-19****Max.Marks:10****Signature of Invigilator:****Answer all the bits, each bit carries 1/2 mark.**

1. In the case of subroutine nesting stack is used for _____ []
a)calling program b)subroutine c)return address d)all
2. The average time required to reach a storage location in memory and obtain its contents is called__ []
A. Latency time. B. Access time. C. Turnaround time. D. Response time.
3. In computers, negative numbers are represented in _____ []
a) 1's complement b).2's complement c) signed magnitude d). BCD
4. Which of the following stores the next instruction address? []
a) Program counter b) Instruction Register c) Memory d) ROM
5. Effective address for immediate addressing mode_____ []
a) operand b) Processor register contents c) offset and register contents d)none
6. Which processor register store currently being executing instruction _____ []
a)instruction register b)program counter c)MDR d)MAR
7. In addition operation overflow is detected by using _____ []
a) AND b)OR c)XOR d)NOT
- 8.The access time of memory is more in_____ []
a)cache memory b)main memory c)secondary memory d)all
9. Auto decrement mode is represented as _____ []
a)(R_i)+ b) (R_i)- c)-(R_i) d) +(R_i)
10. stack pointer is used to indicate _____ []
a) bottom instruction b) top instruction c)both d)address of instruction

11. multiple bus structure handles _____ in a computer []
 a) data transfer b) multi data transfer c) memory d) none of these
12. Branch instruction loads new address in to _____ []
 a) MAR b) PC c) IR d) MDR
13. if the operand is specified in memory location is called _____ addressing mode_ []
 a) direct b) indirect c) register d) immediate
14. Given Binary number is 1101 after shifting by arithmetic shift right 2 times we get_ []
 a) 1111 b) 0010 c) 1011 d) 0100
15. In _____ Individual bits represents various control signals []
 a) Program counter b) Instruction code c) Micro-instruction d) Accumulator
16. MDRinE is used for to transfer data memory to processor bus (TRUE /FALSE)
17. memory address register is used store address of the next instruction (TRUE/FALSE)
18. Push operation is used for adding a instruction (TRUE/FALSE)
19. Define micro routine _____
20. If WMFC =1 _____

11. multiple bus structure handles _____ in a computer []
 a) data transfer b) multi data transfer c) memory d) none of these
12. Branch instruction loads new address in to _____ []
 a) MAR b) PC c) IR d) MDR
13. if the operand is specified in memory location is called _____ addressing mode_ []
 a) direct b) indirect c) register d) immediate
14. Given Binary number is 1101 after shifting by arithmetic shift right 2 times we get_ []
 a) 1111 b) 0010 c) 1011 d) 0100
15. In _____ Individual bits represents various control signals []
 a) Program counter b) Instruction code c) Micro-instruction d) Accumulator
16. MDRinE is used for to transfer data memory to processor bus (TRUE /FALSE)
17. memory address register is used store address of the next instruction (TRUE/FALSE)
18. Push operation is used for adding a instruction (TRUE/FALSE)
19. Define micro routine _____
20. If WMFC =1 _____

Sub: CO
Time: 20 minutes
Roll NO:

Date: 02-03-19
Max.Marks:10
Signature of Invigilator:

Answer all the bits, each bit carries 1/2 mark.

1. In computers, negative numbers are represented in _____ []
a) 1's complement b).2's complement c) signed magnitude d). BCD
2. Which of the following stores the next instruction address? []
a) Program counter b) Instruction Register c) Memory d) ROM
3. Effective address for immediate addressing mode _____ []
a) operand b) Processor register contents c) offset and register contents d)none
4. Which processor register store currently being executing instruction _____ []
a)instruction register b)program counter c)MDR d)MAR
5. In addition operation overflow is detected by using _____ []
a) AND b)OR c)XOR d)NOT
- 6.The access time of memory is more in _____ []
a)cache memory b)main memory c)secondary memory d)all
7. In the case of subroutine nesting stack is used for _____ []
a)calling program b)subroutine c)return address d)all
8. The average time required to reach a storage location in memory and obtain its contents is called__ []
A. Latency time. B. Access time. C. Turnaround time. D. Response time.
9. Auto decrement mode is represented as _____ []
a)(R_i)+ b) (R_i)- c)-(R_i) d) +(R_i)
10. stack pointer is used to indicate _____ []
a) bottom instruction b) top instruction c)both d)address of instruction

Sub: CO
Time: 20 minutes
Roll NO:

Date: 02-03-19
Max.Marks:10
Signature of Invigilator:

Answer all the bits, each bit carries 1/2 mark.

1. In computers, negative numbers are represented in _____ []
a) 1's complement b).2's complement c) signed magnitude d). BCD
2. Which of the following stores the next instruction address? []
a) Program counter b) Instruction Register c) Memory d) ROM
3. Effective address for immediate addressing mode _____ []
a) operand b) Processor register contents c) offset and register contents d)none
4. Which processor register store currently being executing instruction _____ []
a)instruction register b)program counter c)MDR d)MAR
5. In addition operation overflow is detected by using _____ []
a) AND b)OR c)XOR d)NOT
- 6.The access time of memory is more in _____ []
a)cache memory b)main memory c)secondary memory d)all
7. In the case of subroutine nesting stack is used for _____ []
a)calling program b)subroutine c)return address d)all
8. The average time required to reach a storage location in memory and obtain its contents is called__ []
A. Latency time. B. Access time. C. Turnaround time. D. Response time.
9. Auto decrement mode is represented as _____ []
a)(R_i)+ b) (R_i)- c)-(R_i) d) +(R_i)
10. stack pointer is used to indicate _____ []
a) bottom instruction b) top instruction c)both d)address of instruction

11. multiple bus structure handles _____ in a computer []
 a) data transfer b) multi data transfer c) memory d) none of these
12. Branch instruction loads new address in to _____ []
 a) MAR b) PC c) IR d) MDR
13. Given Binary number is 1101 after shifting by arithmetic shift right 2 times we get_ []
 a) 1111 b) 0010 c) 1011 d) 0100
14. In _____ Individual bits represent various control signals []
 a) Program counter b) Instruction code c) Micro-instruction d) Accumulator
15. If the operand is specified in memory location is called _____ addressing mode_ []
 a) direct b) indirect c) register d) immediate
16. Define micro routine _____
17. If WMFC = 1 _____
18. Memory address register is used to store address of the next instruction (TRUE/FALSE)
19. Push operation is used for adding an instruction (TRUE/FALSE)
20. MDRinE is used for to transfer data memory to processor bus (TRUE /FALSE)

11. multiple bus structure handles _____ in a computer []
 a) data transfer b) multi data transfer c) memory d) none of these
12. Branch instruction loads new address in to _____ []
 a) MAR b) PC c) IR d) MDR
13. Given Binary number is 1101 after shifting by arithmetic shift right 2 times we get_ []
 a) 1111 b) 0010 c) 1011 d) 0100
14. In _____ Individual bits represent various control signals []
 a) Program counter b) Instruction code c) Micro-instruction d) Accumulator
15. If the operand is specified in memory location is called _____ addressing mode_ []
 a) direct b) indirect c) register d) immediate
16. Define micro routine _____
17. If WMFC = 1 _____
18. Memory address register is used to store address of the next instruction (TRUE/FALSE)
19. Push operation is used for adding an instruction (TRUE/FALSE)
20. MDRinE is used for to transfer data memory to processor bus (TRUE /FALSE)

Sub: CO
Time: 20 minutes
Roll NO:

Date: 02-03-19
Max.Marks:10
Signature of Invigilator:

Answer all the bits, each bit carries ½ mark.

1. Auto decrement mode is represented as _____ []
a) $(R_i)+$ b) $(R_i)-$ c) $-(R_i)$ d) $+(R_i)$
2. stack pointer is used to indicate _____ []
a) bottom instruction b) top instruction c) both d) address of instruction
3. In computers, negative numbers are represented in _____ []
a) 1's complement b) 2's complement c) signed magnitude d) BCD
4. Which of the following stores the next instruction address? []
a) Program counter b) Instruction Register c) Memory d) ROM
5. Effective address for immediate addressing mode _____ []
a) operand b) Processor register contents c) offset and register contents d) none
6. Which processor register store currently being executing instruction _____ []
a) instruction register b) program counter c) MDR d) MAR
7. In addition operation overflow is detected by using _____ []
a) AND b) OR c) XOR d) NOT
8. The access time of memory is more in _____ []
a) cache memory b) main memory c) secondary memory d) all
9. In the case of subroutine nesting stack is used for _____ []
a) calling program b) subroutine c) return address d) all
10. The average time required to reach a storage location in memory and obtain its contents is called ___ []
A. Latency time. B. Access time. C. Turnaround time. D. Response time.

Sub: CO
Time: 20 minutes
Roll NO:

Date: 02-03-19
Max.Marks:10
Signature of Invigilator:

Answer all the bits, each bit carries ½ mark.

1. Auto decrement mode is represented as _____ []
a) $(R_i)+$ b) $(R_i)-$ c) $-(R_i)$ d) $+(R_i)$
2. stack pointer is used to indicate _____ []
a) bottom instruction b) top instruction c) both d) address of instruction
3. In computers, negative numbers are represented in _____ []
a) 1's complement b) 2's complement c) signed magnitude d) BCD
4. Which of the following stores the next instruction address? []
a) Program counter b) Instruction Register c) Memory d) ROM
5. Effective address for immediate addressing mode _____ []
a) operand b) Processor register contents c) offset and register contents d) none
6. Which processor register store currently being executing instruction _____ []
a) instruction register b) program counter c) MDR d) MAR
7. In addition operation overflow is detected by using _____ []
a) AND b) OR c) XOR d) NOT
8. The access time of memory is more in _____ []
a) cache memory b) main memory c) secondary memory d) all
9. In the case of subroutine nesting stack is used for _____ []
a) calling program b) subroutine c) return address d) all
10. The average time required to reach a storage location in memory and obtain its contents is called ___ []
A. Latency time. B. Access time. C. Turnaround time. D. Response time.

11. memory address register is used store address of the next instruction (TRUE/FALSE)
12. Push operation is used for adding a instruction (TRUE/FALSE)
13. MDRinE is used for to transfer data memory to processor bus (TRUE /FALSE)
14. Define micro routine _____
15. If WMFC =1 _____
16. Given Binary number is 1101 after shifting by arithmetic shift right 2 times we get_ []
 a) 1111 b) 0010 c) 1011 d) 0100
17. In _____ Individual bits represents various control signals []
 a) Program counter b) Instruction code c) Micro-instruction d) Accumulator
18. multiple bus structure handles _____ in a computer []
 a) data transfer b) multi data transfer c) memory d) none of these
19. Branch instruction lodes new address in to _____ []
 a) MAR b) PC c) IR d) MDR
20. if the operand is specified in memory location is called _____ addressing mode_ []
 a) direct b) indirect c) register d) immediate

11. memory address register is used store address of the next instruction (TRUE/FALSE)
12. Push operation is used for adding a instruction (TRUE/FALSE)
13. MDRinE is used for to transfer data memory to processor bus (TRUE /FALSE)
14. Define micro routine _____
15. If WMFC =1 _____
16. Given Binary number is 1101 after shifting by arithmetic shift right 2 times we get_ []
 a) 1111 b) 0010 c) 1011 d) 0100
17. In _____ Individual bits represents various control signals []
 a) Program counter b) Instruction code c) Micro-instruction d) Accumulator
18. multiple bus structure handles _____ in a computer []
 a) data transfer b) multi data transfer c) memory d) none of these
19. Branch instruction lodes new address in to _____ []
 a) MAR b) PC c) IR d) MDR
20. if the operand is specified in memory location is called _____ addressing mode_ []
 a) direct b) indirect c) register d) immediate